


22.02.2013

Revision Record

DATE	VER.	DESRIPTION	NOTE
07.02.2013	0	Specification released	-
22.02.2013	1	Revise Optical Characteristics	-

LCM Dimension



CONTENTS

1.	PRODUCT SPECIFICATIONS					
	1.1	General	5			
	1.2	Mechanical Characteristics	5			
	1.3	Absolute Maximum Ratings	6			
	1.4	Electrical Characteristics	6			
	1.5	Optical Characteristics Absolute maximum ratings	6			
	1.6	Optical Characteristics	7			
	1.7	LED Back-light Characteristics	8			
2.	REL	IABILITY	9			
3.	OPE	RATING INSTRUCTIONS	10			
	3.1	Input signal Function	10			
	3.2	Voltage Generator Circuit	12			
	3.3	Timing Diagram	14			
4.	NOT	ΓES	17			

1. PRODUCT SPECIFICATIONS

1.1 General

- 128 x 64 dot matrix LCD
- STN-Yellow/Green, Positive Mode
- Transflective, Wide Temperature Range
- 6 o'clock
- Backlight: Edge LED (Yellow/Green)
- Multiplexing Driving : 1/65duty, 1/9bias
- Controller IC: ST7565S-G (Sitronix)

1.2 Mechanical Characteristics

Item	Characteristic
Dot configuration	128 x 64
Dot dimensions(mm)	0.48 x 0.48
Dot spacing (mm)	0.52 x 0.52
Module dimensions (Horizontal × Vertical × Thickness, mm)	80.00 x 54.00 x 9.70 max.
Viewing area (Horizontal × Vertical, mm)	70.70 x 38.80
Active area (Horizontal × Vertical, mm)	66.52 x 33.24
Backlight outline dimension	80.00 x 54.00 x 9.70

1.3 Absolute Maximum Ratings (Without LED Backlight)

Characteristic	Symbol	Unit	Value
Operating Voltage (logic)	V _{DD}	V	-0.3 to +5.0
Input Voltage	V _{IN}	V	-0.3 to V _{DD} +0.3

Note 1: Referenced to $V_{SS}=0V$

1.4 Electrical Characteristics (Without LED Backlight)

Characteristic	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating Voltage(logic)	V _{DD} -V _{SS}		3.0	3.3	3.6	V
Input Voltage	$\mathbf{V}_{\mathbf{IH}}$		0.8V _{DD}		V _{DD}	v
	V _{IL}		V _{SS}		$0.2V_{DD}$	v
Output Voltogo	V _{OH}	I _{OH} =-0.1mA	0.8V _{DD}		V _{DD}	v
Output Voltage	V _{HL}	I _{OL} =0.1mA	V _{SS}		0.2V _{DD}	v
Current Consumption	I _{DD}	V _{IN} =V _{DD}		0.05	1	mA

1.5 Optical Characteristics Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Operating temperature range	Тор	-20~70	°C
Storage temperature range	Tst	-30~80	°C

 $\theta 2$

1.6 Optical Characteristics

			1/05 44	<i>ty</i> , 17901a.	, $v = - 2.5$	5 v , 1 u =25
Item	Symbol	Conditions	Min.	Тур.	Max	Reference
	Vlcd=VDD-VO		9.2	9.5	9.8	V
Driving voltage		-20°C	9.5	9.8	10.1	V
Driving voltage	Vlcd	+25°C	9.2	9.5	9.8	V
		+70°C	8.9	9.2	9.5	V
Viewing angle	θ	$C \geq 2.0, \emptyset = 0^{\circ}C$	30°	-		Notes 1 & 2
Contrast	С	$\theta = 5^{\circ}, \emptyset = 0^{\circ}$	3.0		-	Note 3
Response time(rise)	ton	$\theta=5^{\circ}, \emptyset=0^{\circ}$	-		198ms	Note 4
Response time(fall)	toff	$\theta=5^{\circ}, \emptyset=0^{\circ}$	-	-	176ms	Note 4
Note 1: Definition of angles θ and \emptyset Note 2: Definition of viewing angles θ 1 and \emptyset 2						

Contrast

С

Cmax.

2.0


Note :


VOP

θ1

1/65 duty, 1/9bias, Vlcd=9.5V, Ta=25

Sensor







 $Y(\emptyset = 0\circ)$ Light (when transmitted) (θ=90°)

Note 3: Definition of contrast C

$$C = \frac{Brightness (reflection) of unselected dot (B2)}{Brightness (reflection) of selected dot (B1)}$$





viewing angle θ (Φ fixed)

Optimum viewing angle with the

naked eye and viewing angle θ at Cmax. Above are not always the same

Note 4: Definition of response time

V OPR : Operating voltage f _{FRM} : Frame frequency t_{ON} : Response time (rise) t_{OFF} : Response time

(fall)

operating voltage (v)



1.7 LED Backlight Characteristics

1.7.1 Electrical / Optical Specifications

 $Ta = 25^{\circ}C$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Forward voltage	V_{f}	If=60mA, Yellow Green	3.8	4.2	4.4	V
*Luminous Intensity	I_V	If=60mA, Yellow Green		120		Cd/m2
Peak Emission Wavelength	λP	If=60mA, Yellow Green	567	572	577	nm
Spectrum Radiation Bandwidth	Δλ	If=60mA, Yellow Green		30		nm
Reverse Current	I _R	VR=5V, Yellow Green			0.7	mA

Note: * Measured at the bare LED Backlight Unit.

2.7.2 LED Maximum Operating Range

Item	Symbol	White	Unit
Power Dissipation	P _{AD}	264	mW
Forward Current	$I_{\rm F}$	60	mA
Reverse Voltage	V _R	5	V

2. RELIABILITY

2.1 Reliability

Test item	Test condition	Evaluation and assessment
Operation at high temperature and humidity	40 °C±2 °C 90%RH for 500hours	No abnormalities in functions* and appearance**
Operation at high temperature	60 °C±2 °C for 500 hours	No abnormalities in functions* and appearance**
Heat shock	 -20± ~ +60 °C Left for 1 hour at each temperature, transition time 5 min, repeated 10times 	No abnormalities in functions* and appearance**
Low temperature	-20±2 °C for 500 hours	No abnormalities in functions* and appearance**
Vibration	Sweep for 1 min at 10 Hz, 55Hz, 10Hz, amplitude 1.5mm 2 hrs each in the X,Y and Z directions	No abnormalities in functions* and appearance**
Drop shock a height of 10cm		No abnormalities in functions* and appearance**

* Dissipation current, contrast and display functions

** Polarizing filter deterioration, other appearance defects

- 2.2 Liquid crystal panel service life 100,000 hours minimum at 25 °C±10 °C
- 2.3 definition of panel service life
 - Contrast becomes 30% of initial value
 - Current consumption becomes three times higher than initial value
 - Remarkable alignment deterioration occurs in LCD cell layer
 - Unusual operation occurs in display functions

3. OPERATING INSTRUCTIONS

Pin No	Symbol	I/O	Function			
			This is the chip select signal. When $CS1 = "L"$ and $CS2 = "H,"$ then the			
1	/CS1	/CS1	/CS1	/CS1	/CS1 I	chip select becomes active, and data/command I/O is enabled.
			•			
2	2 /RES		When RES is set to "L," the settings are initialized. The reset operation			
			is performed by the RES signal level.			
			This is connect to the least significant bit of the normal MPU address			
3	A0	I	bus, and it determines whether the data bits are data or a command.			
_			A0 = "H": Indicates that D0 to D7 are display data.			
			A0 = "L": Indicates that D0 to D7 are control data.			
			 When connected to an 8080 MPU, this is active LOW. 			
			(R/W) This terminal connects to the 8080 MPU WR signal. The signals			
4			on the data bus are latched at the rising edge of the WR signal.			
4	WR(R/W)	I	When connected to a 6800 Series MPU:			
			This is the read/write control signal input terminal.			
			When R/W = "H": Read. When R/W = "L": Write.			
			 When connected to an 8080 MPU, this is active LOW. 			
				(E) This pin is connected to the RD signal of the 8080 MPU, and the		
5	RD(E)	RD(F)	ST7565S series data bus is in an output status when this signal is "L".			
Ū		•	• When connected to a 6800 Series MPU, this is active HIGH.			
			This is the 6800 Series MPU enable clock input terminal.			
			This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit			
	D0 to D5		standard MPU data bus. When the serial interface is selected ($P/S = $			
6~13	D6 (SCL)	I/O	"L"):			
	D7 (SI)		D0 to D5 are set to high impedance.			
			D6 : the serial clock input (SCL) ; D7 : serial data input (SI) . When the chip select is not active, D0 to D7 are set to high impedance.			
14	VDD	PS	Shared with the MPU power supply terminal Vcc.			
15	VSS	PS	This is a 0V terminal connected to the system GND.			
	000	10				
16	VOUT	0	DC/DC voltage converter. Connect a capacitor between this terminal			
			and VSS.			
17	CAP5-	Ο	DC/DC voltage converter. Connect a capacitor between this terminal			
			and the CAP1+ terminal.			
18	CAP3-	Ο	DC/DC voltage converter. Connect a capacitor between this terminal			
			and the CAP1+ terminal.			
19	CAP1+	0	DC/DC voltage converter. Connect a capacitor between this terminal			
13	CAP I+	CAP I+)	and the CAP1- terminal.		
20		0	DC/DC voltage converter. Connect a capacitor between this terminal			
20	CAP1-	0	and the CAP1+ terminal.			
21	CAP2-	0	DC/DC voltage converter. Connect a capacitor between this terminal			
I						

			and the CAP2+ terminal.						
			DC/DC voltage converter. Connect a capacitor between this termina						
22	CAP2+	0	and the CAP2- terminal.						
			DC/DC voltage converter. Connect a capacitor between this termina						
23	CAP4-	P4- O and the CAP2+ terminal.							
			This is the internal-output VREG power supply for the LCD power						
24	VRS	PS	supply						
			voltage regulator.						
25~29	V1,V2, V3,V4, V5	PS	This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op.amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below.						
30	VR	I	Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. IRS = "L" : the V5 voltage regulator internal resistors are not used . IRS = "H" : the V5 voltage regulator internal resistors are used .						
31	C86	I	This is the MPU interface switch terminal. C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 MPU interface.						
			This is the parallel data input/serial data input switch terminal.P/S = "H": Parallel data input.P/S = "L": Serial data input.The following applies depending on the P/S status:P/SData/CommanDataRead/WriteSerial Clock						
32	P/S	I	"H" A0 D0 to D7 RD, WR X						
			"L" A0 SI (D7) Write only SCL (D6)						
			When $P/S = "L"$, D0 to D5 may be "H", "L" or Open.						
			RD (E) and WR (R/W) are fixed to either "H" or "L".						
			With serial data input, It is impossible read data from RAM .						
			This is the power control terminal for the power supply circuit for liquid						
33	crystal drive. /HPM = "H": Normal mode /HPM = "L": High power								
			mode						
			This terminal selects the resistors for the V5 voltage level adjustment.						
			IRS = "H": Use the internal resistors						
34	IRS	Ι							
32	P/S /HPM	1	P/SData/CommanDataRead/WriteSerial Clock"H"A0D0 to D7RD, WRX"L"A0SI (D7)Write onlySCL (D6)When P/S = "L", D0 to D5 may be "H", "L" or Open.RD (E) and WR (R/W) are fixed to either "H" or "L".With serial data input, It is impossible read data from RAM .This is the power control terminal for the power supply circuit for crystal drive. /HPM = "H": Normal mode						

DEM 128064S SYH-PY

Product Specification


Table 1											
P/S	/CS1	CS2	A0	/RD	/WR	C86	D7	D6	D5~D0		
H: Parallel Input	/CS1	CS2	A0	/RD	/WR	C86	D7	D6	D5~D0		
L: Serial Input	/CS1	CS2	A0	—	—	—	SI	SCL	(HZ)		
"" indicates fixed to either "H" or to "I "											


ates fixed to either "H" or to "L

Table 2									
C86 (P/S=H)	/CS1	CS2	A 0	E(/RD)	R/W(/WR)	D7~D0			
H: 6800 Series	/CS1	CS2	A0	Е	R/W	D7~D0			
L: 8080 Series	/CS1	CS2	A0	/RD	/WR	D7~D0			


Table 3									
Shared	6800 Series	8080	8080 Series						
A0	R/W	/RD	/WR	- Function					
1	1	0	1	Reads the display data					
1	0	1	0	Writes the display data					
0	1	0	1	Status read					
0	0	1	0	Write control data (command)					

3.2 Voltage Generator Circuit






3.3 Timing Diagram




Item	Signal	Symbol	Condition	Rating		Units
Item	Signai		Condition	Min	Max.	Omts
Address hold time	A0	t _{AH8}		0		ns
Address setup time	AU	t _{AW8}		0		ns
System cycle time	A0	t _{CYC8}		240		
Control L pulse width (WR)	WR	t _{CCLW}		80		ns
Control L pulse width (RD)	RD	t _{CCLR}		140		ns
Control H pulse width (WR)	WR	t _{CCHW}		80		ns
Control H pulse width (RD)	RD	t _{CCHR}		80		ns
				40		ns
RD access time	D0 to	t _{DH8}		10		ns
Output disable time	D7	t _{ACC8}	C 100-E		70	ns
		t _{OH8}	C _L =100pF	5	50	ns

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)



Item	Signal	Symbol	Condition	Rating		Units
Item	Signai		Condition	Min	Max.	Omts
Address hold time	A0	t _{AH8}		0		ns
Address setup time	AU	t _{AW8}		0		ns
System cycle time	A0	t _{CYC8}		240		
Control L pulse width (WR)	WR	t _{CCLW}		80		ns
Control L pulse width (RD)	RD	t _{CCLR}		140		ns
Control H pulse width (WR)	WR	t _{CCHW}		80		ns
Control H pulse width (RD)	RD	t _{CCHR}		80		ns
		t _{DS8}		40		ns
RD access time	D0 to	t _{DH8}		10		ns
Output disable time	D7	t _{ACC8}	C 100 E		70	ns
		t _{OH8}	$C_L=100 pF$	5	50	ns

System Bus Read/Write Characteristics 2 (For the 6800 Series MPU)



Item	Signal	Symbol	Condition	Rating		Units
nem	Signal			Min	Max.	Onits
Serial Clock Period	SCL	Tscyc		50		ns
SCL "H" pulse width	SCL	Tshw		25		ns
SCL "L" pulse width		TSLW		25		ns
Address setup time	AO	TSAS		20		ns
Address hold time	AU	Tsah		10		ns
Data setup time	SI	Tsds		20		ns
Data hold time	51	TSDH		10		ns
CS-SCL time	CS	Tcss		20		ns
CS-SCL time	03	Tcsh		40		ns

4. NOTES

<u>Safety</u>

• If the LCD panel breaks, be careful not to get the liquid crystal in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water.

Handling

- Avoid static electricity as this can damage the CMOS LSI.
- The LCD panel is plate glass; do not hit or crush it.
- Do not remove the panel or frame from the module.
- The polarizing plate of the display is very fragile; handle it very carefully

Mounting and Design

- Mount the module by using the specified mounting part and holes.
- To protect the module from external pressure, leave a small gap by placing transparent plates (e.g. acrylic or glass) on the display surface, frame, and polarizing plate
- Design the system so that no input signal is given unless the power-supply voltage is applied.
- Keep the module dry. Avoid condensation, otherwise the transparent electrodes may break.

<u>Storage</u>

- Store the module in a dark place where the temperature is 25 °C±10 °C and the humidity below 65% RH.
- Do not store the module near organic solvents or corrosive gases.
- Do not crush, shake, or jolt the module (including accessories).

Cleaning

- Do not wipe the polarizing plate with a dry cloth, as it may scratch the surface.
- Wipe the module gently with soft cloth soaked with a petroleum benzine.
- Do not use ketonic solvents (ketone and acetoe) or aromatic solvents (toluene and xylene), as they may damage the polarizing plate.