

22.02.2013

## **GENERAL SPECIFICATION**

# MODULE NO. :

# DEM 128064T SYH-PY

VERSION NO.	CHANGE DESCRIPTION	DATE
0	ORIGINAL VERSION	07.02.2013
1	CHANGE OPTICAL CHARACTERISTICS	22.02.2013

PREPARED BY: AH

APPROVED BY: MH


DATE: 22.04.2013

DATE: 22.04.2013

## **CONTENTS**

1.	LCD DRAWING 4						
2.	PRO	DUCT SPECIFICATIONS		5			
	2.1	General		5			
	2.2	Mechanical Characteristics		5			
	2.3	Absolute Maximum Ratings		6			
	2.4	Electrical Characteristics		6			
	2.5	Optical Characteristics Absolute maximum ratings		6			
	2.6	Optical Characteristics		7			
	2.7	LED Back-light Characteristics		8			
3.	REL	IABILITY		9			
4.	OPE	RATING INSTRUCTIONS		10			
	4.1	Input signal Function		10			
	4.2	Voltage Generator Circuit		12			
	4.3	Timing Diagram		13			
5.	NOT	ΈS		15			
6.	OPE	RATION PRECAUTIONS		15			

## 1. LCD DRAWING



## 2. PRODUCT SPECIFICATIONS

#### 2.1 General

- $128 \times 64$  Dot Matrix LCD
- STN-Yellow-Green, Positive Mode
- Transflective, Wide Temperature Type
- 6 o'clock
- Multiplexing Driving : 1/64duty, 1/9bias
- Controller IC ST7565R (Sitronix)
- Backlight : Edge LED, Yellow-Green

#### 2.2 Mechanical Characteristics

Item	Characteristic
Dot Configuration	128 x 64
Dot Dimensions(mm)	0.34 x 0.34
Dot Spacing (mm)	0.37 x 0.37
Module Dimensions (Horizontal × Vertical × Thickness, mm)	56.60 x 44.20 x 7.50
Viewing Area (Horizontal × Vertical, mm)	51.00 x 28.50
Active Area (Horizontal × Vertical, mm)	47.33 x 23.65
Backlight Outline Dimension	56.60 x 44.20 x 3.60

#### 2.3 Absolute Maximum Ratings (without LED Backlight)

Characteristic	Symbol	Unit	Value
Operating Voltage (logic)	V <sub>DD</sub>	V	-0.3 to +5.0
Input Voltage	V <sub>IN</sub>	V	-0.3 to V <sub>DD</sub> +0.3

Note 1: Referenced to  $V_{SS}=0V$ 

#### **2.4 Electrical Characteristics** (without LED Backlight)

Characteristic	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating Voltage(logic)	$V_{DD}$ - $V_{SS}$		3.0	3.3	3.6	V
Input Voltage	$\mathbf{V}_{\mathrm{IH}}$		$0.8 V_{DD}$		$V_{DD}$	V
	$V_{IL}$		V <sub>SS</sub>		$0.2 V_{\text{DD}}$	v
Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-0.1mA	$0.8V_{DD}$		V <sub>DD</sub>	V
Output Voltage	$V_{\mathrm{HL}}$	I <sub>OL</sub> =0.1mA	V <sub>SS</sub>		$0.2V_{DD}$	v
Current Consumption	I <sub>DD</sub>	V <sub>IN</sub> =V <sub>DD</sub>		0.05	1	mA

#### **2.5** Optical Characteristics Absolute Maximum Ratings


Item	Symbol	Rating	Unit
Operating temperature range	Тор	$-20 \sim 70$	°C
Storage temperature range	Tst	-30 ~ 80	°C


#### 2.6 Optical Characteristics

		1/01 dat	, 1/ ) Olas,	vica 0.5	·, ·u =c	e
Item	Symbol	Conditions	Min.	Тур.	Max	Reference
	Vlcd=VDD-VO		8.2	8.5	8.8	V
Driving voltage		-20°C	8.5	8.8	9.1	V
Driving voltage	Vlcd	+25°C	8.2	8.5	8.8	V
		+70°C	7.9	8.2	8.5	V
Viewing angle	θ	C≥2.0,Ø=0°C	30°	-		Notes 1 & 2
Contrast	С	θ=5°, Ø=0°	3.0		-	Note 3
Response time(rise)	ton	θ=5°, Ø=0°	-		198ms	Note 4
Response time(fall)	toff	θ=5°, Ø=0°	_	-	176ms	Note 4


1/64 duty, 1/9bias, Vlcd=8.5V, Ta=25°C

#### Note 1: Definition of angles $\theta$ and $\emptyset$






#### Note 3: Definition of contrast C



#### viewing angle $\theta$ ( $\Phi$ fixed) Optimum viewing angle with the naked eye and viewing angle $\theta$ at Cmax. Above are not always the same

#### Note 4: Definition of response time



Note: Measured with a transmissive LCD panel which is displayed 1 cm<sup>2</sup>

V	OPR	: Operating	voltage
---	-----	-------------	---------

- f <sub>FRM</sub> : Frame frequency
- t<sub>ON</sub> : Response time (rise)

t<sub>OFF</sub> : Response time (fall)

#### 2.7 LED Backlight Characteristics

#### 2.7.1 Electrical / optical specifications

				Ta = 2	25°C	
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Forward voltage	$V_{\rm f}$	If= 60mA, Yellow Green	1.9	2.1	2.4	V
*Luminous Intensity	$I_V$	If= 60mA, Yellow Green	50			Cd/m2
Peak Emission Wavelength	λP	If= 60mA, Yellow Green	567	572	577	nm
Spectrum Radiation Bandwidth	Δλ	If= 60mA, Yellow Green		30		nm
Reverse Current	I <sub>R</sub>	VR=5V, Yellow Green			0.7	mA

Note: \* Measured at the bare LED Backlight Unit.

#### 2.7.2 LED Maximum Operating Range

Item	Symbol	White	Unit
Power Dissipation	P <sub>AD</sub>	144	mW
Forward Current	$I_{\rm F}$	60	mA
Reverse Voltage	V <sub>R</sub>	5	V

## **3. RELIABILITY**

#### 3.1 Reliability

Test item	Test condition	Evaluation and assessment
Operation at high temperature and humidity	40 °C±2 °C 90%RH for 500hours	No abnormalities in functions* and appearance**
Operation at high temperature	60 °C±2 °C for 500 hours	No abnormalities in functions* and appearance**
Heat shock	<ul> <li>-20± ~ +60 °C Left for 1</li> <li>hour at each temperature, transition time 5 min, repeated 10times</li> </ul>	No abnormalities in functions* and appearance**
Low temperature	-20±2 °C for 500 hours	No abnormalities in functions* and appearance**
Vibration	Sweep for 1 min at 10 Hz, 55Hz, 10Hz, amplitude 1.5mm 2 hrs each in the X,Y and Z directions	No abnormalities in functions* and appearance**
Drop shock	Dropped onto a board from a height of 10cm	No abnormalities in functions* and appearance**

\* Dissipation current, contrast and display functions

\*\* Polarizing filter deterioration, other appearance defects

#### 3.2 Liquid Crystal Panel Service Life

100,000 hours minimum at 25  $^{\rm o}{\rm C}{\pm}10\,^{\rm o}{\rm C}$ 

#### 3.3 Definition of Panel Service Life

- Contrast becomes 30% of initial value
- Current consumption becomes three times higher than initial value
- Remarkable alignment deterioration occurs in LCD cell layer
- Unusual operation occurs in display functions

## 4. OPERATING INSTRUCTIONS

#### 4.1 Input signal Function


Pin No	Symbol	I/O	Function		
1	CS1B	Ι	This is the chip select signal. When $CS1 = "L"$ and $CS2 = "H,"$ then the		
1	CSID	1	chip select becomes active, and data/command I/O is enabled.		
2	RST	Ι	Reset Signal Input Pin (Low Active).		
			This is connect to the least significant bit of the normal MPU address		
2	4.0	Ι	bus, and it determines whether the data bits are data or a command.		
3	A0	1	A0 = "H": Indicates that D0 to D7 are display data.		
			A0 = "L": Indicates that D0 to D7 are control data.		
			• When connected to an 8080 MPU, this is active LOW.		
			(R/W) This terminal connects to the 8080 MPU WR signal. The signals		
4		т	on the data bus are latched at the rising edge of the WR signal.		
4	/WR	Ι	• When connected to a 6800 Series MPU:		
			This is the read/write control signal input terminal.		
			When $R/W = "H"$ : Read. When $R/W = "L"$ : Write.		
			• When connected to an 8080 MPU, this is active LOW.		
			(E) This pin is connected to the RD signal of the 8080 MPU, and the		
5	/RD	/RD I	ST7565S series data bus is in an output status when this signal is "L".		
			• When connected to a 6800 Series MPU, this is active HIGH.		
			This is the 6800 Series MPU enable clock input terminal.		
			This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit		
			standard MPU data bus. When the serial interface is selected ( $P/S =$		
6-13	D0- D7	I/O	"L"):		
0-15	D0-D7	1/0	D0 to D5 are set to high impedance.		
			D6 : the serial clock input (SCL) ; D7 : serial data input (SI) .		
			When the chip select is not active, D0 to D7 are set to high impedance.		
14	VDD	PWR	Shared with the MPU power supply terminal Vcc.		
15	VSS	PWR	This is a 0V terminal connected to the system GND.		
16	VOUT	PWR	DC/DC voltage converter. Connect a capacitor between this terminal		
10	1001		and VSS.		
17	CAP3+	PWR	DC/DC voltage converter. Connect a capacitor between this terminal		
17	0/11/5 +		and the CAP3+ terminal.		
18	CAP1-	PWR	DC/DC voltage converter. Connect a capacitor between this terminal		
10	C/III I		and the CAP1- terminal.		
19	CAP1+	PWR	DC/DC voltage converter. Connect a capacitor between this terminal		
17			and the CAP1+ terminal.		
20		<b>DW</b> D	DC/DC voltage converter. Connect a capacitor between this terminal		
20	CAr2+	CAP2+ PWR	and the CAP2+ terminal.		


21	CAP2-	PWR	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal.								
22	CAP4+	PWR	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP4+terminal.								
23-27	V4-V0	PWR	This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op.amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below. VDD (= V0) $\ge$ V1 $\ge$ V2 $\ge$ V3 $\ge$ V4								
28	PSB	Ι	VDD $(-V0) \ge V1 \ge V2 \ge V3 \ge V4$ This is the parallel data input/serial data input switch terminal.PSB = H: Parallel data inputPSB = L: Serial data inputThe following applies depending on the PSB(P/S) status: <b>P/S</b> Data/Command Data Read/Write Serial Clock"H"A0D0 to D7 <i>I</i> "H"A0SI (D7)Write onlySCL (D6)When PSB = L, D0 to D5 fixed to H./RD (E) and /WR (R/W) are fixed to either H or L.With serial data input, It is impossible read data from RAM.								


Table 1									
P/S	/CS1	CS2	<b>A</b> 0	/RD	/WR	C86	D7	D6	D5~D0
H: Parallel Input	/CS1	CS2	A0	/RD	/WR	C86	D7	D6	D5~D0
L: Serial Input	/CS1	CS2	A0	—	—	—	SI	SCL	(HZ)

"-" indicates fixed to either "H" or to "L"


#### 4.2 Voltage Generator Circuit








#### 4.3 Timing Diagram



Item	Signal	Symbol	Condition	Rating		Units
Itelli	Signal Symbol		Condition	Min	Max.	
Address hold time	A0	t <sub>AH8</sub>		0		ns
Address setup time	AU	$t_{AW8}$		0		ns
System cycle time	A0	$t_{\rm CYC8}$		240		
Control L pulse width (WR)	WR	t <sub>CCLW</sub>	1	80		ns
Control L pulse width (RD)	RD	t <sub>CCLR</sub>		140		ns
Control H pulse width (WR)	WR	t <sub>CCHW</sub>		80		ns
Control H pulse width (RD)	RD	t <sub>CCHR</sub>		80		ns
		t <sub>DS8</sub>		40		ns
RD access time	D0 to	t <sub>DH8</sub>		10		ns
Output disable time	D7	t <sub>ACC8</sub>	C <sub>L</sub> =100pF		70	ns
		t <sub>OH8</sub>		5	50	ns



Item	Signal	Symbol	Condition	Rating		Units
nem				Min	Max.	Units
Serial Clock Period	SCL	Tscyc		50		ns
SCL "H" pulse width	SCL	Tshw		25		ns
SCL "L" pulse width		TSLW		25		ns
Address setup time	A0	TSAS		20		ns
Address hold time	AU	Tsah		10		ns
Data setup time	SI	Tsds		20		ns
Data hold time	51	TSDH		10		ns
CS-SCL time	CS	Tess		20		ns
CS-SCL time	0	Tcsh		40		ns

### 5. NOTES

Safety

• If the LCD panel breaks, be careful not to get the liquid crystal in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water.

#### <u>Handling</u>

- Avoid static electricity as this can damage the CMOS LSI.
- The LCD panel is plate glass; do not hit or crush it.
- Do not remove the panel or frame from the module.
- The polarizing plate of the display is very fragile; handle it very carefully

#### Mounting and Design

- Mount the module by using the specified mounting part and holes.
- To protect the module from external pressure, leave a small gap by placing transparent plates (e.g. acrylic or glass ) on the display surface, frame, and polarizing plate
- Design the system so that no input signal is given unless the power-supply voltage is applied.
- Keep the module dry. Avoid condensation, otherwise the transparent electrodes may break.

#### Storage

- Store the module in a dark place where the temperature is 25 °C±10 °C and the humidity below 65% RH.
- Do not store the module near organic solvents or corrosive gases.
- Do not crush, shake, or jolt the module (including accessories).

#### Cleaning

- Do not wipe the polarizing plate with a dry cloth, as it may scratch the surface.
- Wipe the module gently with soft cloth soaked with a petroleum benzine.
- Do not use ketonic solvents (ketone and acetoe) or aromatic solvents (toluene and xylene), as they may damage the polarizing plate.

## 6. OPERATION PRECAUTIONS

Any changes that need to be made in this specification or any problems arising from it will be dealt with quickly by discussion between both companies.